

APPLICATION SERIAL NO. 10/611,447

PATENT

AMENDMENTS TO THE CLAIMS

Kindly cancel claims 32-36 and 39-40, and add new claims 89-94, as shown in the following listing of claims. The following listing of claims will replace all prior versions and listings of claims in the application.

Listing of Claims

Claim 1 (original): A light-activated semiconductor switch device, comprising:
a semiconductor switch comprising a first n-doped layer and a first p-doped layer forming a switch blocking junction, a switch axis lying perpendicular to the switch blocking junction, a groove having a light refracting side wall extending into the first n-doped layer from a side of the n-doped layer opposite from the switch blocking junction, at least a portion of the light refracting side wall being disposed non-parallel to the switch plane and to the switch axis.

Claim 2 (original): A device as recited in claim 1, wherein the switch device is a diode, and comprising a first electrode layer disposed over the first n-doped layer and a second electrode disposed over the first p-doped layer.

Claim 3 (original): A device as recited in claim 2, wherein the switch device is a p-i-n diode and the first n-doped layer comprises an n-drift portion forming the junction with the first p-doped layer and comprises an n-buffer layer between n-drift portion and the first electrode layer.

Claim 4 (original): A device as recited in claim 1, wherein the switch device is a thyristor, the first p-doped layer being a p-base layer, and the first n-doped layer being an n-drift layer, and further comprising a semiconductor anode layer disposed on a side of the n-drift layer away from the switch blocking junction and a semiconductor cathode layer disposed on a side of the p-base layer away from the switch blocking junction.

APPLICATION SERIAL NO. 10/611,447

PATENT

Claim 5 (original): A device as recited in claim 4, wherein the semiconductor anode layer has no edges forming the side wall of the groove.

Claim 6 (original): A device as recited in claim 4, wherein the n-drift layer extends between the semiconductor anode layer and the side wall of the groove.

Claim 7 (original): A device as recited in claim 4, wherein the n-drift layer includes an n-buffer layer.

Claim 8 (original): A device as recited in claim 7, wherein the n-drift layer extends between the n-buffer layer and the side wall of the groove.

Claim 9 (original): A device as recited in claim 7, wherein the semiconductor anode layer has no edges forming the side wall of the groove.

Claim 10 (original): A device as recited in claim 9, wherein the n-drift layer extends between the n-buffer layer and the side wall of the groove.

Claim 11 (original): A device as recited in claim 4, wherein the n-drift layer extends between the semiconductor anode layer and the groove wall.

Claim 12 (original): A device as recited in claim 1, wherein the first n-doped layer comprises a high n-doped region and a low n-doped region between the high n-doped region and the first p-doped region, the switch blocking junction being formed between the low n-doped region and the first p-doped region, the low n-doped region extending between the high n-doped region and the groove.

Claim 13 (original): A device as recited in claim 1, further comprising a light source disposed to direct light into the switch via the groove.

Claim 14 (original): A device as recited in claim 13, wherein the light source comprises a light guide to couple light from the light source into the switch.

APPLICATION SERIAL NO. 10/611,447

PATENT

Claim 15 (original): A device as recited in claim 14, wherein the light guide is disposed within the groove.

Claim 16 (original): A device as recited in claim 13, wherein the light source is mounted to a plate positioned proximate the switch so as to illuminate the groove.

Claim 17 (original): A device as recited in claim 16, wherein the groove enters the switch from a first side and the light source is disposed to the first side of the switch, wherein the light entering the switch from the light source is refracted at the side wall.

Claim 18 (original): A device as recited in claim 17, wherein the switch comprises a window to permit light entering a second side of the switch opposing the first side to reflect light at the groove side wall.

Claim 19 (original): A device as recited in claim 13, further comprising a plate disposed above the groove to reflect light from the light source to the semiconductor switch.

Claim 20 (original): A device as recited in claim 19, wherein the plate comprises an electrically conducting material in electrical contact with an electrode of the semiconductor switch.

Claim 21 (original): A device as recited in claim 19, wherein a lower surface of the plate facing the semiconductor switch contains a recess, the light source being at least partially contained within the recess.

Claim 22 (original): A device as recited in claim 1, wherein the groove extends from the first n-doped layer into the first p-doped layer.

Claim 23 (original): A device as recited in claim 1, wherein the groove is a V-groove.

APPLICATION SERIAL NO. 10/611,447

PATENT

Claim 24 (original): A device as recited in claim 1, wherein the groove has sloped side walls and has a flat bottom portion.

Claim 25 (original): A device as recited in claim 1, wherein the groove has sloped side walls and a rounded bottom portion.

Claim 26 (original): A device as recited in claim 1, wherein the groove has first and second sloped walls, the first sloped wall forming a first angle with the switch axis and the second sloped wall forming a second angle with the switch axis, a magnitude of the first angle being different from a magnitude of the second angle.

Claim 27 (original): A device as recited in claim 1, wherein the side wall lies at an angle relative to the switch axis of between 10° and 45°.

Claim 28 (original): A device as recited in claim 1, further comprising a unit to generate light having an optical output coupled to a plurality of light guides, the light guides being coupled to illuminate the switch.

Claim 29 (original): A device as recited in claim 28, wherein the light guides are associated with respective grooves on the switch.

Claim 30 (original): A device as recited in claim 28, wherein the unit comprises a laser diode array and the light guides include optical fibers coupled to respective emitters of the laser diode array.

Claim 31 (original): A device as recited in claim 1, wherein the switch comprises a beveled edge, light entering the switch in a direction substantially parallel to the switch axis and being totally internally reflected by the beveled edge into the switch.

Claims 32-36 (canceled)

Claim 37 (original): A light-activated semiconductor switch device, comprising:

APPLICATION SERIAL NO. 10/611,447

PATENT

a switch comprising a first n-doped layer and a first p-doped layer forming a switch blocking junction, the switch having an edge portion with a beveled edge surface; and

a light source directing light into the switch at the edge portion so as to internally reflect the light at the beveled edge surface.

Claim 38 (original): A device as recited in claim 37, wherein the light source comprises an optical fiber disposed proximate the edge portion of the thyristor, the optical fiber emitting light through a fiber side to the edge portion.

Claims 39-40 (canceled)

Claim 41 (original): A light-activated thyristor device, comprising:
a thyristor comprising, in order from an anode side, a semiconductor anode layer, an n-doped layer, a p-doped layer and a semiconductor cathode layer, a groove extending into the thyristor through at least one of the anode layer and the cathode layer, wherein an edge of the at least one of the semiconductor anode layer and the semiconductor cathode layer through which the groove extends does not extend to a wall of the groove.

Claim 42 (original): A device as recited in claim 41, wherein the n-doped layer is an n-drift layer and the p-doped layer is a p-base layer.

Claim 43 (original): A device as recited in claim 42, wherein the n-drift layer extends between the anode layer and the groove.

Claim 44 (original): A device as recited in claim 42, further comprising an anode electrode layer disposed on the semiconductor anode layer and a cathode electrode layer disposed on the semiconductor cathode layer.

Claim 45 (original): A device as recited in claim 44, wherein the n-drift layer contacts a portion of the anode electrode layer proximate the groove.

APPLICATION SERIAL NO. 10/611,447

PATENT

Claim 46 (original): A device as recited in claim 42, further comprising an n-doped buffer layer between the n-drift layer and the semiconductor anode layer.

Claim 47 (original) A device as recited in claim 46, wherein the n-drift layer extends between the buffer layer and the groove.

Claim 48 (original): A device as recited in claim 46, further comprising an anode electrode layer overlying the semiconductor anode layer, the electrode layer terminating, proximate the groove, above one of the buffer layer and the n-drift layer.

Claim 49 (original): A device as recited in claim 41, wherein the p-doped layer is a p-drift layer and the n-doped layer is a n-base layer.

Claim 50 (original): A device as recited in claim 49, wherein the p-drift layer extends between the semiconductor cathode layer and a groove wall.

Claim 51 (original): A device as recited in claim 49, further comprising a cathode electrode layer disposed on the semiconductor cathode layer and an anode electrode layer disposed on the semiconductor anode layer.

Claim 52 (original): A device as recited in claim 51, wherein the p-drift layer contacts a portion of the cathode electrode layer proximate a groove wall.

Claim 53 (original): A device as recited in claim 49, further comprising a p-doped buffer layer between the p-drift layer and the semiconductor cathode layer.

Claim 54 (original): A device as recited in claim 53, wherein the p-drift layer extends between the buffer layer and the groove wall.

Claim 55 (original): A device as recited in claim 53, further comprising a cathode electrode layer overlying the semiconductor cathode layer, the cathode electrode layer terminating, proximate the groove, above one of the buffer layer and the p-drift layer.

APPLICATION SERIAL NO. 10/611,447

PATENT

Claim 56 (original): A light activated semiconductor switch, comprising:
a first n-doped layer and a first p-doped layer forming a switch blocking junction,
a groove having a light refracting side wall extending into one of the first n-doped and first p-doped layers from a side of the one of the first n-doped and first p-doped layers opposite from the switch blocking junction,

wherein, when the groove extends into the first n-doped region, the first n-doped layer comprises a high n-doped region separated from the first p-doped layer by a low n-doped region, the low n-doped region extending between the high n-doped region and the groove, and when the groove extends into the first p-doped region, the first p-doped layer comprises a high p-doped region separated from the first n-doped layer by a low p-doped region, the low p-doped region extending between the high p-doped region and the groove.

Claim 57 (original): A switch as recited in claim 56, further comprising a first electrode layer overlying the first n-doped layer and a second electrode layer overlapping the first p-doped layer.

Claim 58 (original): A switch as recited in claim 56, further comprising, when the groove extends into the first n-doped region, an anode semiconductor layer overlying the first n-doped layer, the groove extending through the anode semiconductor layer, and further comprising a semiconductor cathode layer on another side of the first p-doped layer from the switch blocking junction.

Claim 59 (original): A switch as recited in claim 56, further comprising, when the groove extends into the first p-doped region, a cathode semiconductor layer overlying the first p-doped layer, the groove extending through the cathode semiconductor layer, and further comprising a semiconductor anode layer on another side of the first n-doped layer from the switch blocking junction.

Claim 60 (original): A switch as recited in claim 56, further comprising a light source coupled to direct light through the groove wall.

APPLICATION SERIAL NO. 10/611,447

PATENT

Claim 61 (original): A device as recited in claim 60, wherein the light source comprises a light guide to couple light from the light source into the switch.

Claim 62 (original): A device as recited in claim 60, wherein the light source is mounted to a plate positioned proximate the switch so as to illuminate the groove.

Claim 63 (original): A device as recited in claim 56, wherein the switch comprises a beveled edge, light entering the switch in a direction substantially parallel to the switch axis and being totally internally reflected by the beveled edge into the switch.

Claim 64 (original): A light-activated semiconductor switch device, comprising:
a semiconductor switch comprising a first n-doped layer and a first p-doped layer forming a switch blocking junction, a groove having a light refracting side wall extending through one of the first n-doped layer and the first p-doped layer into the other of the first n-doped layer and the first p-doped layer.

Claim 65 (original): A device as recited in claim 64, wherein the switch device has a switch axis perpendicular to the blocking junction and at least a portion of the light refracting side wall is disposed non-parallel to the switch axis.

Claim 66 (original): A device as recited in claim 64, wherein the switch device is a thyristor, and further comprising a semiconductor anode layer disposed on a side of the first n-doped layer away from the switch blocking junction and a semiconductor cathode layer disposed on a side of the first p-doped layer away from the switch blocking junction.

Claim 67 (original): A device as recited in claim 66, wherein the semiconductor anode layer and the semiconductor cathode layer have no edges forming the side wall of the groove.

APPLICATION SERIAL NO. 10/611,447

PATENT

Claim 68 (original): A device as recited in claim 64, wherein the first n-doped layer comprises a high n-doped region and a low n-doped region between the high n-doped region and the first p-doped region, the switch blocking junction being formed between the low n-doped region and the first p-doped region, the low n-doped region extending between the high n-doped region and the groove.

Claim 69 (original): A device as recited in claim 64, wherein the first p-doped layer comprises a high p-doped region and a low p-doped region between the high p-doped region and the first n-doped region, the switch blocking junction being formed between the low p-doped region and the first n-doped region, the low p-doped region extending between the high p-doped region and the groove.

Claim 70 (original): A device as recited in claim 64, further comprising a light source disposed to direct light into the switch via the groove.

Claim 71 (original): A device as recited in claim 70, wherein the light source comprises a light guide to couple light from the light source into the switch.

Claim 72 (original): A device as recited in claim 71, wherein the light guide is disposed within the groove.

Claim 73 (original): A device as recited in claim 70, wherein the light source is mounted to a plate positioned proximate the switch so as to illuminate the groove.

Claim 74 (original): A device as recited in claim 73, wherein the groove enters the switch from a first side and the light source is disposed to the first side of the switch, wherein the light entering the switch from the light source is refracted at the side wall.

Claim 75 (original): A device as recited in claim 74, wherein the switch comprises a window to permit light entering a second side of the switch opposing the first side to reflect light at the groove side wall.

APPLICATION SERIAL NO. 10/611,447

PATENT

Claim 76 (original): A device as recited in claim 70, wherein the light guide is disposed to illuminate the switch by totally internally reflecting light off a groove wall.

Claim 77 (original): A device as recited in claim 70, further comprising a plate disposed above the groove to reflect light from the light source to the semiconductor switch.

Claim 78 (original): A device as recited in claim 77, wherein the plate comprises an electrically conducting material in electrical contact with an electrode of the semiconductor switch.

Claim 79 (original): A device as recited in claim 77, wherein a lower surface of the plate facing the semiconductor switch contains a recess, the light source being at least partially contained within the recess.

Claim 80 (original): A device as recited in claim 64, wherein the groove is a V-groove.

Claim 81 (original): A device as recited in claim 64, wherein the groove has sloped side walls and has a flat bottom portion.

Claim 82 (original): A device as recited in claim 64, wherein the groove has sloped side walls and a rounded bottom portion.

Claim 83 (original): A device as recited in claim 64, wherein the groove has first and second sloped walls, the first sloped wall forming a first angle with the switch axis and the second sloped wall forming a second angle with the switch axis, a magnitude of the first angle being different from a magnitude of the second angle.

Claim 84 (original): A device as recited in claim 64, wherein the side wall lies at an angle relative to the switch axis of between 10° and 45°.

APPLICATION SERIAL NO. 10/611,447

PATENT

Claim 85 (original): A device as recited in claim 64, further comprising a unit to generate light having an optical output coupled to a plurality of light guides, the light guides being coupled to illuminate the switch.

Claim 86 (original): A device as recited in claim 85, wherein the light guides are associated with respective grooves on the switch.

Claim 87 (original): A device as recited in claim 85, wherein the unit comprises a laser diode array and the light guides include optical fibers coupled to respective emitters of the laser diode array.

Claim 88 (original): A device as recited in claim 64, wherein the switch comprises a beveled edge, light entering the switch in a direction substantially parallel to the switch axis and being totally internally reflected by the beveled edge into the switch.

Claim 89 (new): A semiconductor switch comprising:

a first p-doped layer;

a first n-doped layer forming a switch blocking junction, the switch blocking junction being substantially perpendicular to a switch axis;

a groove having a side wall, the side wall being disposed at least in the first n-doped layer and at a non-zero angle relative to the switch blocking junction and to the switch axis; and

means for refracting light absorbable by the switch at the side wall.

Claim 90 (new): A switch as recited in claim 89 wherein the switch further comprises a beveled edge, light entering the switch being totally internally reflected by the beveled edge into the switch.

Claim 91 (new): A method as recited in claim 89, wherein the side wall extends from the first n-doped layer into the first p-doped layer.

APPLICATION SERIAL NO. 10/611,447

PATENT

Claim 92 (new): A method as recited in claim 89, wherein the first n-doped layer comprises a first sub-layer having a relatively high n-doping and an second sub-layer having a relatively low n-doping, the switch blocking junction being formed between the second sub-layer and the first p-doped layer.

Claim 93 (new): A semiconductor switch comprising:
a first p-doped layer;
a first n-doped layer, a switch blocking junction formed by the first p-doped layer and the first n-doped layer;
a beveled edge; and
means for passing light through a face of the semiconductor switch so that the light is totally internally reflecting the light by the beveled edge.

Claim 94 (new): A switch as recited in claim 93, further comprising means for passing the light through the side of an optical fiber to the face of the switch.